



EVALUATION OF THE AGILENT 3458A TIME JITTER PERFORMANCE

Authors: Rado Lapuh, Boštjan Voljč, Matjaž Lindič

Goal

Determination of time jitter of the Agilent 3458A when external triggering is used at asynchronous two channel sampling

Digital voltmeter sampling timing




Slave DMM timing jitter example. Sampling parameters: $t_s = 10 \mu\text{s}$, $f_{int} = 100 \text{ kHz}$, $f_{ext} = 100.001 \text{ kHz}$, $t_{j,ext} = 2 \text{ ns}$


Measurements

- generator Agilent 33522A used in three different setups with one or two DMMs Agilent 3458A
- internal timebase, external generated timebase (using second channel of generator) and two DMMs in master-slave mode
- 4096 samples taken for each measurement
- 10 repetitions made to calculate mean response and standard deviation of measurement result

Results: Jitter spectrum of Agilent 3458A



Jitter spectrum (DCV mode)
 $f = 300.9 \text{ kHz}$, $t_a = 1 \mu\text{s}$, $t_s = 10 \mu\text{s}$, $U = 7 \text{ V}$



Jitter spectrum (DSDC mode)
 $f = 1000.9 \text{ kHz}$, $t_s = 20 \mu\text{s}$, $U = 7 \text{ V}$


Measuring time jitter

- time jitter or sampling clock noise manifests itself in the amplitude noise whenever the sampled signal changes
- time jitter can be calculated from the frequency dependence of SNR when sampling a pure sine wave
- jitter noise limits the accuracy of a sampling system for higher signal frequencies

Modeling and simulation


$$t_s = t_{int} \left[\frac{(t_m + t_0 + t_{m,j})}{t_{int}} \right] + t_{int,j}$$

- t_s actual sampling instance
- t_{int} internal sampling resolution
- t_m ideal master clock sampling instance
- t_0 master clock jitter
- $t_{m,j}$ internal timing jitter
- $t_{int,j}$ start timing offset of master clock relative to internal clock




Effective timing jitter as retrieved by simulation around small differences between external and internal clock frequencies
 $f_s = 10 \text{ kHz}$, $t_{int} = 100 \text{ ns}$, $t_{m,j} = 450 \text{ ps}$, $N = 4000$

Results: DCV and DSDC sampled SNR as a function of frequency



DCV sampled SNR
 $t_s = 10 \mu\text{s}$, $t_a = 1 \mu\text{s}$, $U = 7 \text{ V}$



DSDC sampled SNR
 $t_s = 20 \mu\text{s}$, $U = 7 \text{ V}$

Results: Measured sampling time jitter with uncertainties

Timebase used	t_j (DCV mode)	t_j (DSDC mode)
Internal	145 ps \pm 5 ps	49 ps \pm 4 ps
External	6.0 ns \pm 0.4 ns	363 ps \pm 21 ps
Master-Slave	6.8 ns \pm 0.4 ns	660 ps \pm 38 ps

Conclusions

- ✓ a sampling voltmeter internal and external time jitter estimated by measuring frequency dependent SNR
- ✓ measured results consistent with the model at frequencies well beyond the input stage filter cut-off frequency
- ✓ master DMM adds approximately 0.8 ns of its own time jitter while triggering the slave DMM
- ✓ effective time jitter for externally triggered DMM remains well below $\pm 50 \text{ ns}$ maximum jitter as correctly specified by manufacturer